


16-Bit CPU Design in VHDL
Designed and implemented a fully functional 16-bit single-cycle CPU in VHDL, capable of executing arithmetic, memory, and control flow instructions using a custom datapath and control unit.
VHDLModelSimFPGA DesignDigital Logic

