RC4 Decryption Circuit

Designed and implemented a hardware accelerator for breaking the RC4 stream cipher using a brute force approach on an FPGA. The system leverages parallel processing across four independent state machine cores, each responsible for scanning a unique segment of the keyspace. Cores coordinate with a shared datapath using a custom start-finish protocol, and halt execution once the correct key is found, optimizing both performance and resource usage.